

AC6955F Datasheet

Zhuhai Jieli Technology Co.,LTD

Version: V1.1

Date: 2020.03.19

AC6955F Features

CPU

- 32-bit DSP supports hardware Float Point Unit (FPU)
- Up to 240MHz programmable processor
- 64Vectored interrupts
- 4 Levels interrupt priority

DSP Audio Processing

- SBC, AAC Audio decodes supported for BT audio
- mSBC voice codecs supported for BT phone
- Supports MP2, MP3, WMA, APE, FLAC, AAC, MP4, M4A, WAV, AIF, AIFC audio decoding
- Packet Loss Concealment (PLC) for voice processing
- Acoustic echo cancellation/suppression (AEC,AES)
- Single/Dual MIC Environmental Noise Cancellation (ENC)
- Multi-band DRC limiter
- 30-band EQ configuration for voice Effects

Audio Codec

- Two channels 16-bit DAC, SNR >= 95dB
- Three channels 16-bit ADC , SNR >= 90dB
- Sampling rates of 8KHz/11.025KHz/16KHz/22.05KHz/24KHz/32KHz/44.1KHz/48KHz are supported
- One analog MIC amplifier, build-in MIC bias generator
- Supports two PDM digital MIC inputs
- three channels Stereo analog MUX
- Supports cap-less, single-ended, and differential mode at the DAC path
- Supports 16ohm and 32ohm Speaker loading

- VBAT is 2.2V to 5.5V

Bluetooth

- Compliant with Bluetooth V5.1+BR+EDR+BLE specification
- Meet class1 class2 and class3 transmitting power requirement
- Support GFSK and $\pi/4$ DQPSK all packet types
- Provides +6dbm transmitting power
- receiver with -90dBm sensitivity
- Fast AGC for enhanced dynamic range
- Supports a2dp\avctp\avdtp\avrcp\hfp\spp\smp\att\gap\gatt\rfcomm\sdp\l2cap profile

Peripherals

- One full speed USB 2.0 OTG controller
- Two PCM/IIS for external digital Audio code, supports host and device mode
- Four multi-function 16-bit timers, support capture and PWM mode
- Three 16-bit PWM generator for motor driving
- Three full-duplex basic UART, UART0 and UART1 supports DMA mode
- Three SPI interface supports host and device mode
- One SD Card Host controller
- One hardware IIC interface supports host and device mode
- Built-in Cap Sense Key controller
- 10-bit ADC for analog sampling
- External wake up/interrupt on all GPIOs

PMU

- Low voltage LDO for internal digital and analog circuit supply
- 3uA current consumption in the soft-off mode
- Built-in LDO for the core, I/O, Bluetooth and flash

- VDDIO is 2.2V to 3.6V

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

- Operating temperature: -20°C to +70°C
- Storage temperature: -65°C to +150°C

Packages

- QSOP24

Temperature

Applications

- Bluetooth Stereo headset



ZHUHA

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

1、 Pin Definition

1.1 Pin Assignment

USBDM	1	AC6955F (QSOP24)	24	BT_OSCO
USBDP	2		23	BT_OSCI
PA1	3		22	VSSIO
PA0	4		21	BT_RF
PC7	5		20	PB1
MIC	6		19	BT_AVDD
VDDIO	7		18	VBAT
DACVSS	8		17	LDO_IN/PB5
VCOMO	9		16	PB8
DACL	10		15	PB9
DACR	11		14	PB10
FMIP	12		13	PB11

Figure 1-1 AC6955F Package Diagram

1.2 Pin Description

Table 1-1 AC6955F Pin Description

PIN NO.	Name	I/O Type	Drive (mA)	Function	Other Function
1	USBDM	I/O	4	USB Negative Data (pull down)	UART1RXD: Uart1 Data In(D); SPI2DOB: SPI2 Data Out(B); IIC_SDA_A: IIC SDA(A);
2	USBDP	I/O	4	USB Positive Data (pull down)	UART1TXD: Uart1 Data Out(D); SPI2CLKB: SPI2 Clock(B); IIC_SCL_A: IIC SCL(A); ADC12: ADC Input Channel 12;
3	PA1	I/O	24/8	GPIO	AMUX0R: Analog Channel0 Right; Touch1: Touch Input Channel 1; ADC0: ADC Input Channel 0; UART1RXC: Uart1 Data In(C); PWMCH0L: Motor PWM Channel0(L);
4	PA0	I/O	24/8	GPIO	AMUX0L: Analog Channel0 Left; Touch0: Touch Input Channel 0; CLKOUT0: UART1TXC: Uart1 Data Out(C); PWMCH0H: Motor PWM Channel0(H);
5	PC7	I/O	/	GPIO	MIC_BIAS: Microphone Bias Output
6	MIC	I	/		MIC: MIC Input Channel;
7	VDDIO	P	/		IO Power 3.3v
8	DACVSS	P	/		DAC Ground
9	VCOMO	/	/	DAC Reference Output	
10	DACL	O	/		DAC Left Channel
11	DACR	O	/		DAC Right Channel
12	FMIP	I	/		FM Single Input
13	PB11	I/O	/	GPIO	SDPG:SDC Power Gate; Interface Out
14	PB10	I/O	24/8	GPIO	AMUX2R: Analog Channel2 Right; SD0CMB: SD0 Command(B); SPI2DOA: SPI2 Data Out(A); ADC9: ADC Input Channel 9; UART2RXC: Uart2 Data In(C); PWMCH3L: Motor PWM Channel3(L);

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

15	PB9	I/O	24/8	GPIO	AMUX2L: Analog Channel2 Left; SD0CLKB: SD0 Clock(B); SPI2CLKA: SPI2 Clk(A); CAP0: Timer0 Capture; UART2TXC: Uart2 Data Out(C); PWMCH3H: Motor PWM Channel3(H);
16	PB8	I/O	24/8	GPIO	AMUX1R: Analog Channel1 Right; SD0DAT0B: SD0 Data0(B); SPI2_DIA: SPI2 Data In(A); ADC8: ADC Input Channel 8; CLKOUT1: Clk Out1;
17	LDO_IN	P	/	Charge Power 5v	
	PB5	I/O	8	GPIO (High Voltage Resistance)	PWM3: Timer3 PWM Output; CAP1: Timer1 Capture; UART0TXC: Uart0 Data Out(C); UART0RXC: Uart0 Data In(C);
18	VBAT	P	/		Power Supply
19	BT_AVDD	P	/		BT Power
20	PB1	I/O	24/8	GPIO (pull up)	Long Press Reset; ADC5: ADC Input Channel 5; TMR2: Timer2 Clock Input; UART1RXA: Uart1 Data In(A); SPDIF_IN_D: Sony/Philips Digital Interface Input(D)
21	BT_RF	/	/		BT Antenna
22	VSSIO	P	/		Ground
23	BT_OSCI	I	/		BT OSC In
24	BT_OSCO	O	/		BT OSC Out

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

2、Electrical Characteristics

2.1 Absolute Maximum Ratings

Table 2-1

Symbol	Parameter	Min	Max	Unit
Tamb	Ambient Temperature	-20	+70	°C
Tstg	Storage temperature	-65	+150	°C
VBAT	Supply Voltage	2.2	5.5	V
LDO_IN	Charger Voltage	4.5	5.5	V
V _{3.3IO}	3.3V IO Input Voltage	-0.3	VDDIO+0.3	V

2.2 PMU Characteristics

Table 2-2

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
VBAT	Voltage Input	2.2	3.7	5.5	V	
LDO_IN	Charger Voltage	4.5	5.0	5.5	V	
V _{3.3}	Voltage output	–	3.3	–	V	VBAT = 5V, 100mA loading
V _{BT_AVDD}	Voltage output	–	1.3	–	V	VBAT=5V, 100mA loading
V _{DACVDD}	DAC Voltage	–	2.7	–	V	VBAT = 5V, 10mA loading
I _{L3.3}	Loading current	–	–	150	mA	VBAT = 5V

2.3 IO Input/Output Electrical Logical Characteristics

Table 2-3

IO input characteristics						
Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
V _{IL}	Low-Level Input Voltage	-0.3	–	0.3* VDDIO	V	VDDIO = 3.3V
V _{IH}	High-Level Input Voltage	0.7* VDDIO	–	VDDIO+0.3	V	VDDIO = 3.3V
IO output characteristics						
V _{OL}	Low-Level Output Voltage	–	–	0.33	V	VDDIO = 3.3V
V _{OH}	High-Level Output Voltage	2.7	–	–	V	VDDIO = 3.3V

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

2.4 Internal Resistor Characteristics

Table 2-4

Port		General Output	High Drive	Internal Pull-Up Resistor	Internal Pull-Down Resistor	Comment
PA0、PA1 PB1, PB8~PB10		8mA	24mA	10K	10K	1、PB1 default pull up 2、USBDM & USBDP default pull down 3、PB5 can pull-up resistance to 5V 4、internal pull-up/pull-down resistance accuracy $\pm 20\%$
PC7 PB11	Output 0	8mA	24mA	10K	10K	
	Output 1	8mA	64mA			
PB5		8mA	–	10K	10K	
USBDP		4mA	–	1.5K	15K	
USBDM		4mA	–	180K	15K	

2.5 DAC Characteristics

Table 2-5

Parameter	Min	Typ	Max	Unit	Test Conditions
Frequency Response	20	–	20K	Hz	1KHz/0dB 10Kohm loading With A-Weighted Filter
THD+N	–	-75	–	dB	
S/N	–	95	–	dB	
Crosstalk	–	-80	–	dB	
Output Swing	–	1	–	Vrms	
Dynamic Range	–	90	–	dB	1KHz/-60dB 10Kohm loading With A-Weighted Filter
DAC Output Power	11	–	–	mW	32ohm loading

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

2.6 ADC Characteristics

Table 2-6

Parameter	Min	Typ	Max	Unit	Test Conditions
Dynamic Range		80		dB	1KHz/-60dB
S/N	–	90	91	dB	1KHz/-60dB
THD+N	–	-70	–	dB	
Crosstalk	–	-80	–	dB	

2.7 BT Characteristics

2.7.1 Transmitter

Basic Data Rate

Table 2-7

Parameter	Min	Typ	Max	Unit	Test Conditions
RF Transmit Power		4	6	dBm	25°C, Power Supply VBAT=5V 2441MHz
RF Power Control Range		20		dB	
20dB Bandwidth		950		KHz	
Adjacent Channel	+2MHz	-40		dBm	
	-2MHz	-38		dBm	
Transmit Power	+3MHz	-44		dBm	
	-3MHz	-35		dBm	

Enhanced Data Rate

Table 2-8

Parameter	Min	Typ	Max	Unit	Test Conditions
Relative Power		-1		dB	25°C, Power Supply VBAT=5V 2441MHz
$\pi/4$ DQPSK Modulation Accuracy	DEVM RMS	6		%	
	DEVM 99%	10		%	
	DEVM Peak	15		%	
Adjacent Channel	+2MHz	-40		dBm	
	-2MHz	-38		dBm	
Transmit Power	+3MHz	-44		dBm	
	-3MHz	-35		dBm	

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

2.7.2 Receiver

Basic Data Rate

Table 2-9

Parameter		Min	Typ	Max	Unit	Test Conditions
Sensitivity			-90		dBm	25°C, Power Supply VBAT=5V 2441MHz
Co-channel Interference Rejection			-13		dB	
Adjacent Channel	+1MHz		+5		dB	
	-1MHz		+2		dB	
	+2MHz		+37		dB	
Interference Rejection	-2MHz		+36		dB	
	+3MHz		+40		dB	
	-3MHz		+35		dB	

Enhanced Data Rate

Table 2-10

Parameter		Min	Typ	Max	Unit	Test Conditions
Sensitivity			-90		dBm	25°C, Power Supply VBAT=5V 2441MHz
Co-channel Interference Rejection			-13		dB	
Adjacent Channel	+1MHz		+5		dB	
	-1MHz		+2		dB	
	+2MHz		+37		dB	
Interference Rejection	-2MHz		+36		dB	
	+3MHz		+40		dB	
	-3MHz		+35		dB	

2.8 FM Receiver Characteristics

Table 2-11

Parameter	Min	Typ	Max	Unit	Test Conditions
Input Frequency	76		108	MHz	
Usable Sensitivity	3	4	8	dB μ V EMF	(S+N)/N=26dB
Adjacent Channel Selectivity		48		dB	\pm 200kHz
IIP3		88		dB μ V EMF	Δ f1=200 kHz, Δ f2=400 kHz
Audio Output Voltage	0		3	V	Empty Load
Audio Frequency Response	20		20k	Hz	DacTest
Audio (S+N)/N		58		dB	
Stereo Separation		40		dB	
Audio Total Harmonic Distortion (THD)		0.4		%	

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

3、 Package Information

3.1 QSOP24




Figure 3-1. AC6955F Package

3、 Revision History

Date	Revision	Description
2019.11.28	V1.0	Initial Release
2020.03.20	V1.1	Updata Pin Assignment

